Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1330919

[PATCH 3/6] arm64: dts: Add ARM SP804 timer DT nodes for NS2

From Anup Patel <anup.patel@broadcom.com>
Newsgroups linux.kernel
Subject [PATCH 3/6] arm64: dts: Add ARM SP804 timer DT nodes for NS2
Date 2016-02-10 07:20 +0100
Message-ID <r0wi6-6Uy-25@gated-at.bofh.it> (permalink)
References <r0wi5-6Uy-3@gated-at.bofh.it>
Organization linux.* mail to news gateway

Show all headers | View raw


We have four ARM SP804 dual-mode timer instances in NS2 SoC
hence this patch adds appropriate DT nodes for NS2.

Signed-off-by: Anup Patel <anup.patel@broadcom.com>
Reviewed-by: Ray Jui <rjui@broadcom.com>
Reviewed-by: Pramod KUMAR <pramodku@broadcom.com>
Reviewed-by: Scott Branden <sbranden@broadcom.com>
---
 arch/arm64/boot/dts/broadcom/ns2.dtsi | 40 +++++++++++++++++++++++++++++++++++
 1 file changed, 40 insertions(+)

diff --git a/arch/arm64/boot/dts/broadcom/ns2.dtsi b/arch/arm64/boot/dts/broadcom/ns2.dtsi
index b1f352d..83e1c27 100644
--- a/arch/arm64/boot/dts/broadcom/ns2.dtsi
+++ b/arch/arm64/boot/dts/broadcom/ns2.dtsi
@@ -256,6 +256,46 @@
 			      <0x65260000 0x1000>;
 		};
 
+		timer0: timer@66030000 {
+			compatible = "arm,sp804", "arm,primecell";
+			reg = <0x66030000 0x1000>;
+			interrupts = <GIC_SPI 396 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&iprocslow>,
+				 <&iprocslow>,
+				 <&iprocslow>;
+			clock-names = "timer1", "timer2", "apb_pclk";
+		};
+
+		timer1: timer@66040000 {
+			compatible = "arm,sp804", "arm,primecell";
+			reg = <0x66040000 0x1000>;
+			interrupts = <GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&iprocslow>,
+				 <&iprocslow>,
+				 <&iprocslow>;
+			clock-names = "timer1", "timer2", "apb_pclk";
+		};
+
+		timer2: timer@66050000 {
+			compatible = "arm,sp804", "arm,primecell";
+			reg = <0x66050000 0x1000>;
+			interrupts = <GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&iprocslow>,
+				 <&iprocslow>,
+				 <&iprocslow>;
+			clock-names = "timer1", "timer2", "apb_pclk";
+		};
+
+		timer3: timer@66060000 {
+			compatible = "arm,sp804", "arm,primecell";
+			reg = <0x66060000 0x1000>;
+			interrupts = <GIC_SPI 399 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&iprocslow>,
+				 <&iprocslow>,
+				 <&iprocslow>;
+			clock-names = "timer1", "timer2", "apb_pclk";
+		};
+
 		i2c0: i2c@66080000 {
 			compatible = "brcm,iproc-i2c";
 			reg = <0x66080000 0x100>;
-- 
1.9.1

Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread


Thread

[PATCH 0/6] More updates for NS2 DT Anup Patel <anup.patel@broadcom.com> - 2016-02-10 07:20 +0100
  [PATCH 5/6] arm64: dts: Add ARM SP805 watchdog DT node for NS2 Anup Patel <anup.patel@broadcom.com> - 2016-02-10 07:20 +0100
  [PATCH 6/6] arm64: dts: Add PCIe0 and PCIe4 DT nodes for NS2 Anup Patel <anup.patel@broadcom.com> - 2016-02-10 07:20 +0100
  [PATCH 3/6] arm64: dts: Add ARM SP804 timer DT nodes for NS2 Anup Patel <anup.patel@broadcom.com> - 2016-02-10 07:20 +0100
  Re: [PATCH 0/6] More updates for NS2 DT Florian Fainelli <f.fainelli@gmail.com> - 2016-02-13 01:00 +0100

csiph-web