Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1264934
| From | Noam Camus <noamc@ezchip.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v2 04/19] irqchip: add nps Internal and external irqchips |
| Date | 2015-11-07 22:00 +0100 |
| Message-ID | <qsiKB-7dh-5@gated-at.bofh.it> (permalink) |
| References | <qpEeC-3hu-3@gated-at.bofh.it> <qsiKB-7dh-7@gated-at.bofh.it> <qsa0G-1Go-25@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
>From: Thomas Gleixner <tglx@linutronix.de> >Sent: Saturday, November 7, 2015 1:38 PM >> + /* >> + * GIM interrupt select type for >> + * dbg_lan TX and RX interrupts >> + * should be type 1 >> + * type 0 = IRQ line 6 >> + * type 1 = IRQ line 7 >> + */ >> + gim_p_int_dst.is = 1; >More magic structs to set a single bit, right? I will replace all such magic with macros. >> + ienb &= ~(1 << data->irq); >You should not rely on data->irq ever. It's the Linux interrupt number >and it does not necessarily have a 1:1 mapping to the hardware >nterrupt number. Its working for legacy domains, but there >data->hwirq is set up for you as well. Thanks, I will use data->hwirq instead of data->irq. >> + write_aux_reg(AUX_IENABLE, ienb); >I can see how that works for per cpu interrupts, but what happens if >two cpus run that concurrent for two different interrupts? Each CPU got its own HW copy of auxiliary register IENABLE, so concurrent access won't be a trouble. -Noam-- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
Re: [PATCH v2 04/19] irqchip: add nps Internal and external irqchips Thomas Gleixner <tglx@linutronix.de> - 2015-11-07 12:40 +0100
Re: [PATCH v2 04/19] irqchip: add nps Internal and external irqchips Noam Camus <noamc@ezchip.com> - 2015-11-07 22:00 +0100
Re: [PATCH v2 04/19] irqchip: add nps Internal and external irqchips Thomas Gleixner <tglx@linutronix.de> - 2015-11-08 01:00 +0100
csiph-web