Re: [PATCH v4] EDAC: Add ARM64 EDAC

Path	csiph.com!usenet.pasdenom.info!aioe.org!bofh.it!news.nic.it!robomod
From	Mark Rutland <mark.rutland@arm.com>
Newsgroups	linux.kernel
Subject	Re: [PATCH v4] EDAC: Add ARM64 EDAC
Date	Fri, 30 Oct 2015 18:40:02 +0100
Message-ID	<qplOG-eO-1@gated-at.bofh.it> (permalink)
References	<qoC5c-55v-25@gated-at.bofh.it> <qoC5c-55v-23@gated-at.bofh.it> <qpllE-5l-17@gated-at.bofh.it> <qpllE-5l-15@gated-at.bofh.it>
X-Original-To	Brijesh Singh <brijeshkumar.singh@amd.com>
MIME-Version	1.0
Content-Type	text/plain; charset=us-ascii
Content-Disposition	inline
User-Agent	Mutt/1.5.21 (2010-09-15)
Sender	robomod@news.nic.it
List-ID	<linux-kernel.vger.kernel.org>
X-Mailing-List	linux-kernel@vger.kernel.org
Approved	robomod@news.nic.it
Lines	29
Organization	linux.* mail to news gateway
X-Original-Cc	devicetree@vger.kernel.org, arnd@arndb.de, pawel.moll@arm.com, ijc+devicetree@hellion.org.uk, mchehab@osg.samsung.com, galak@codeaurora.org, guohanjun@huawei.com, linux-kernel@vger.kernel.org, andre.przywara@arm.com, robh+dt@kernel.org, bp@alien8.de, dougthompson@xmission.com, sboyd@codeaurora.org, linux-arm-kernel@lists.infradead.org, linux-edac@vger.kernel.org
X-Original-Date	Fri, 30 Oct 2015 17:32:40 +0000
X-Original-Message-ID	<20151030173240.GJ31073@leverpostej>
X-Original-References	<1446048829-3359-1-git-send-email-brijeshkumar.singh@amd.com> <20151028164053.GG25451@leverpostej> <56339A52.8060701@amd.com> <20151030170605.GI31073@leverpostej>
X-Original-Sender	linux-kernel-owner@vger.kernel.org
Xref	csiph.com linux.kernel:1259656

Show key headers only | View raw

> > > * Interaction with firmware
> > > - When/do we handle interrupts?
> > 
> > We can a properties in dt bindings:
> > 
> > 1) "num-interrupts = 1" - number of interrupt count. One interrupts per cluster
> >     e.g if you have 4 cluster then num-interrupts=4.
> > 2) interrupts = <0, 92, 0> <0, 94, 0> <0, 96, 0> <0, 98, 0>  // interrupt mapping
> > 
> > If num-interrupts = 0, then firmware handles interrupts. Optionally we can use HEST FIRMWARE-FIRST
> > bit, if bit is set then firmware is handling the interrupt otherwise use DT information.
> 
> You won't have the HEST and DT information at the same time, given that
> at runtime the kernel uses one of ACPI or DT.

From a quick look at the HEST definition, I don't doesn't seem like it's
possible to describe this feature -- there's no error source descriptor
for it and the generic hardware error source is not applicable.

So I'm worried that it may not be possible to use this feature with
ACPI.

Thanks,
Mark.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Thread

Re: [PATCH v4] EDAC: Add ARM64 EDAC Mark Rutland <mark.rutland@arm.com> - 2015-10-28 17:50 +0100
  Re: [PATCH v4] EDAC: Add ARM64 EDAC Mark Rutland <mark.rutland@arm.com> - 2015-10-30 18:10 +0100
    Re: [PATCH v4] EDAC: Add ARM64 EDAC Mark Rutland <mark.rutland@arm.com> - 2015-10-30 18:40 +0100
    Re: [PATCH v4] EDAC: Add ARM64 EDAC Borislav Petkov <bp@alien8.de> - 2015-10-30 19:00 +0100

csiph-web