Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1250335
| From | Krzysztof Kozlowski <k.kozlowski@samsung.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | [PATCH 1/3] clk: samsung: exynos4: Add SSS gate clock |
| Date | 2015-10-19 07:10 +0200 |
| Message-ID | <qlaRR-2NZ-29@gated-at.bofh.it> (permalink) |
| References | <qlaRQ-2NZ-7@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
Add a gate clock for controlling all clocks of Security Sub System
(SSS).
Signed-off-by: Krzysztof Kozlowski <k.kozlowski@samsung.com>
---
drivers/clk/samsung/clk-exynos4.c | 1 +
include/dt-bindings/clock/exynos4.h | 1 +
2 files changed, 2 insertions(+)
diff --git a/drivers/clk/samsung/clk-exynos4.c b/drivers/clk/samsung/clk-exynos4.c
index 7f370d3e0983..ac03e4fe2871 100644
--- a/drivers/clk/samsung/clk-exynos4.c
+++ b/drivers/clk/samsung/clk-exynos4.c
@@ -1024,6 +1024,7 @@ static struct samsung_gate_clock exynos4_gate_clks[] __initdata = {
0, 0),
GATE(CLK_AC97, "ac97", "aclk100", GATE_IP_PERIL, 27,
0, 0),
+ GATE(CLK_SSS, "sss", "aclk133", GATE_IP_DMC, 4, 0, 0),
GATE(CLK_PPMUDMC0, "ppmudmc0", "aclk133", GATE_IP_DMC, 8, 0, 0),
GATE(CLK_PPMUDMC1, "ppmudmc1", "aclk133", GATE_IP_DMC, 9, 0, 0),
GATE(CLK_PPMUCPU, "ppmucpu", "aclk133", GATE_IP_DMC, 10, 0, 0),
diff --git a/include/dt-bindings/clock/exynos4.h b/include/dt-bindings/clock/exynos4.h
index c4b1676ea674..c40111f36d5e 100644
--- a/include/dt-bindings/clock/exynos4.h
+++ b/include/dt-bindings/clock/exynos4.h
@@ -93,6 +93,7 @@
#define CLK_SCLK_FIMG2D 177
/* gate clocks */
+#define CLK_SSS 255
#define CLK_FIMC0 256
#define CLK_FIMC1 257
#define CLK_FIMC2 258
--
1.9.1
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH 0/3] ARM: dts: Enable Exynos RNG module Krzysztof Kozlowski <k.kozlowski@samsung.com> - 2015-10-19 07:10 +0200
[PATCH 1/3] clk: samsung: exynos4: Add SSS gate clock Krzysztof Kozlowski <k.kozlowski@samsung.com> - 2015-10-19 07:10 +0200
Re: [PATCH 1/3] clk: samsung: exynos4: Add SSS gate clock Stephen Boyd <sboyd@codeaurora.org> - 2015-10-19 22:00 +0200
Re: [PATCH 1/3] clk: samsung: exynos4: Add SSS gate clock Krzysztof Kozlowski <k.kozlowski@samsung.com> - 2015-10-20 02:00 +0200
Re: [PATCH 0/3] ARM: dts: Enable Exynos RNG module Tobias Jakobi <tjakobi@math.uni-bielefeld.de> - 2015-10-19 18:20 +0200
Re: [PATCH 0/3] ARM: dts: Enable Exynos RNG module Krzysztof Kozlowski <k.kozlowski@samsung.com> - 2015-10-20 02:00 +0200
Re: [PATCH 0/3] ARM: dts: Enable Exynos RNG module Tobias Jakobi <tjakobi@math.uni-bielefeld.de> - 2015-10-25 02:00 +0200
Re: [PATCH 0/3] ARM: dts: Enable Exynos RNG module Krzysztof Kozlowski <k.kozlowski@samsung.com> - 2015-10-29 07:30 +0100
csiph-web