Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1243840

Re: [PATCH v2 2/5] mmc: sdhci-pxav3: enable usage of DAT3 pin as HW card detect

From Jisheng Zhang <jszhang@marvell.com>
Newsgroups linux.kernel
Subject Re: [PATCH v2 2/5] mmc: sdhci-pxav3: enable usage of DAT3 pin as HW card detect
Date 2015-10-10 09:10 +0200
Message-ID <qhWs2-22e-9@gated-at.bofh.it> (permalink)
References <qhucq-3d3-7@gated-at.bofh.it> <qhucr-3d3-35@gated-at.bofh.it> <qhEOu-1Qq-23@gated-at.bofh.it> <qhH9E-54I-7@gated-at.bofh.it>
Organization linux.* mail to news gateway

Show all headers | View raw


Hi Marcin,

On Fri, 9 Oct 2015 16:45:25 +0200
Marcin Wojtas <mw@semihalf.com> wrote:

> Jisheng,
> 
> 
> >>
> >> When using DAT3-based detection Armada 38x SDIO IP expects its internal
> >> clock to be always on, which had to be ensured twofold:
> >
> > What happen if runtime suspend disables its core clk and axi clk? I guess
> > dat3-based detection isn't compatible with runtime pm. If so, do we also
> > need to disable runtime pm in probe function?
> 
> Is runtime resume supposed to be triggered by card detection? Is there

I think so. Take marvell berlin for example, card insert => gpio interrupt
or => sdhci runtime resume.

> a way to manually trigger runtime suspend and resume of sdhci? Anyway

If runtime-pm is builtin and the host driver supports runtime-pm (sdhci-pxav3
supports runtime-pm well), when there's no sdhc transactions, runtime suspend
will be triggered automatically after some time (50ms?)

> coreclk is not a problem, as it's not used by A38x.

I checked A38x dts files, it's <&gateclk 17>. So the question is: what will
happen if <&gateclk 17> is disabled in runtime suspend? Is the dat3-based
CD still works? In theory, it should not work any more.

> 
> >
> >> - Each time controller is reset by updating appropriate registers. On the
> >>   occasion of adding new register @0x104, register @0x100 name is modified
> >>   in order to the be aligned with Armada 38x documentation.
> >> - Leaving the clock enabled despite power-down. For this purpose a new
> >>   quirk had to be added to SDHCI subsystem - SDHCI_QUIRK2_KEEP_INT_CLK_ON.
> >
> > As seen from other mails, Ulf calls for no more quirks...
> >
> 
> Ok, I'll try to find another solution.
> 
> Best regards,
> Marcin

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Back to linux.kernel | Previous | NextPrevious in thread | Next in thread | Find similar | Unroll thread


Thread

[PATCH v2 2/5] mmc: sdhci-pxav3: enable usage of DAT3 pin as HW card detect Marcin Wojtas <mw@semihalf.com> - 2015-10-09 03:00 +0200
  Re: [PATCH v2 2/5] mmc: sdhci-pxav3: enable usage of DAT3 pin as HW  card detect Jisheng Zhang <jszhang@marvell.com> - 2015-10-09 14:20 +0200
    Re: [PATCH v2 2/5] mmc: sdhci-pxav3: enable usage of DAT3 pin as HW  card detect Russell King - ARM Linux <linux@arm.linux.org.uk> - 2015-10-09 15:50 +0200
    Re: [PATCH v2 2/5] mmc: sdhci-pxav3: enable usage of DAT3 pin as HW  card detect Marcin Wojtas <mw@semihalf.com> - 2015-10-09 16:50 +0200
      Re: [PATCH v2 2/5] mmc: sdhci-pxav3: enable usage of DAT3 pin as HW  card detect Jisheng Zhang <jszhang@marvell.com> - 2015-10-10 09:10 +0200
        Re: [PATCH v2 2/5] mmc: sdhci-pxav3: enable usage of DAT3 pin as HW  card detect Marcin Wojtas <mw@semihalf.com> - 2015-10-10 14:20 +0200
          Re: [PATCH v2 2/5] mmc: sdhci-pxav3: enable usage of DAT3 pin as HW  card detect Jisheng Zhang <jszhang@marvell.com> - 2015-10-12 05:00 +0200

csiph-web