Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1241254

[PATCH v4 0/4] ST PLL improvement

From Gabriel Fernandez <gabriel.fernandez@linaro.org>
Newsgroups linux.kernel
Subject [PATCH v4 0/4] ST PLL improvement
Date 2015-10-07 11:20 +0200
Message-ID <qgT3b-st-5@gated-at.bofh.it> (permalink)
Organization linux.* mail to news gateway

Show all headers | View raw


Changes in v4:
 - Spinlock affectation was removed unintentionally in clkgen_pll_register()
   since v3

Changes in v3:
 - reorganize patch 1 and 2 to avoid a break git bisect

Changes in v2:
 - Add const for st_pll4600c28_418_a9 structure
 - Use readl_relaxed_poll_timeout macro instead Jiffies
 - Add patch to enable stih418 A9 pll via DT.

This patchset is based on '[PATCH 0/2] ST PLL fixes for 4.3'

Gabriel Fernandez (4):
  drivers: clk: st: Support for enable/disable in Clockgen PLLs
  drivers: clk: st: PLL rate change implementation for DVFS
  drivers: clk: st: Correct the pll-type for A9 for stih418
  ARM: STi: DT: Add support for stih418 A9 pll

 .../devicetree/bindings/clock/st/st,clkgen-pll.txt |   1 +
 arch/arm/boot/dts/stih418-clock.dtsi               |   2 +-
 drivers/clk/st/clkgen-mux.c                        |   3 +
 drivers/clk/st/clkgen-pll.c                        | 469 ++++++++++++++++++++-
 drivers/clk/st/clkgen.h                            |   2 +
 5 files changed, 468 insertions(+), 9 deletions(-)

-- 
1.9.1

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Back to linux.kernel | Previous | NextNext in thread | Find similar | Unroll thread


Thread

[PATCH v4 0/4] ST PLL improvement Gabriel Fernandez <gabriel.fernandez@linaro.org> - 2015-10-07 11:20 +0200
  [PATCH v4 3/4] drivers: clk: st: Correct the pll-type for A9 for stih418 Gabriel Fernandez <gabriel.fernandez@linaro.org> - 2015-10-07 11:20 +0200
    Re: [PATCH v4 3/4] drivers: clk: st: Correct the pll-type for A9 for  stih418 Stephen Boyd <sboyd@codeaurora.org> - 2015-10-07 21:20 +0200
  [PATCH v4 2/4] drivers: clk: st: PLL rate change implementation for DVFS Gabriel Fernandez <gabriel.fernandez@linaro.org> - 2015-10-07 11:20 +0200
  [PATCH v4 4/4] ARM: STi: DT: Add support for stih418 A9 pll Gabriel Fernandez <gabriel.fernandez@linaro.org> - 2015-10-07 11:20 +0200

csiph-web