Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1238331
| From | Måns Rullgård <mans@mansr.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH] ARM: debug: add support for alternate 8250 register layout |
| Date | 2015-10-02 16:40 +0200 |
| Message-ID | <qf9F8-690-25@gated-at.bofh.it> (permalink) |
| References | <qf7tE-351-11@gated-at.bofh.it> <qf9lM-5Mt-21@gated-at.bofh.it> <qf9vs-5XN-17@gated-at.bofh.it> <qf9F7-690-13@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> writes: > On 10/2/2015 5:26 PM, Måns Rullgård wrote: > >>>> Some SoCs have a UART with a non-standard register layout. This >>>> allows the debug console to work with these. >>> >>>> Signed-off-by: Mans Rullgard <mans@mansr.com> >>>> --- >>>> I would have preferred a more accurate description of the UART, but I've >>>> not managed to figure out who the vendor is. >>> >>> You haven't seem the Alchemy datasheets? I can send you some if so. >> >> I have. They don't say where Alchemy bought the UART block. > > In fact, seeing at least Au1550 databook googling for "alchemy databook". > The UART registers are described there. Perhaps, it's not accurate > enought for your needs, though... I have all the information I need about how it works. >>>> --- >>>> arch/arm/Kconfig.debug | 4 ++++ >>>> arch/arm/include/debug/8250.S | 12 ++++++++++++ >>>> 2 files changed, 16 insertions(+) >>>> >>>> diff --git a/arch/arm/Kconfig.debug b/arch/arm/Kconfig.debug >>>> index 0cfd7f9..8d5c837 100644 >>>> --- a/arch/arm/Kconfig.debug >>>> +++ b/arch/arm/Kconfig.debug >>>> @@ -1597,6 +1597,10 @@ config DEBUG_UART_8250_WORD >>>> DEBUG_BCM_KONA_UART || DEBUG_RK32_UART2 || \ >>>> DEBUG_BRCMSTB_UART >>>> >>>> +config DEBUG_UART_8250_AU >>>> + bool "8250 UART has Alchemy register layout" >>>> + depends on DEBUG_LL_UART_8250 || DEBUG_UART_8250 >>>> + >>> >>> So Alchemy UART got reused on ARM? >> >> The UART is actually a Palmchip IP core used by several SoC companies. > > Hm, how have you figured out that;s Palmchip if the Alchemy > databooks are silent about that? :-) Someone with access to hardware design files told me. -- Måns Rullgård mans@mansr.com -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread
[PATCH] ARM: debug: add support for alternate 8250 register layout Mans Rullgard <mans@mansr.com> - 2015-10-02 14:20 +0200
Re: [PATCH] ARM: debug: add support for alternate 8250 register layout Måns Rullgård <mans@mansr.com> - 2015-10-02 16:20 +0200
Re: [PATCH] ARM: debug: add support for alternate 8250 register layout Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> - 2015-10-02 16:20 +0200
Re: [PATCH] ARM: debug: add support for alternate 8250 register layout Måns Rullgård <mans@mansr.com> - 2015-10-02 16:30 +0200
Re: [PATCH] ARM: debug: add support for alternate 8250 register layout Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> - 2015-10-02 16:40 +0200
Re: [PATCH] ARM: debug: add support for alternate 8250 register layout Måns Rullgård <mans@mansr.com> - 2015-10-02 16:40 +0200
csiph-web