Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]

Groups > linux.kernel > #1322595

Re: [linux-sunxi] [PATCH 0/3] mmc: sunxi: Support eMMC DDR modes

From Hans de Goede <hdegoede@redhat.com>
Newsgroups linux.kernel
Subject Re: [linux-sunxi] [PATCH 0/3] mmc: sunxi: Support eMMC DDR modes
Date 2016-01-31 10:50 +0100
Message-ID <qWWNQ-1nx-7@gated-at.bofh.it> (permalink)
References <qWl1U-6td-7@gated-at.bofh.it>
Organization linux.* mail to news gateway

Show all headers | View raw

Hi,

On 01/29/2016 06:21 PM, Chen-Yu Tsai wrote:
> Hi everyone,
>
> This was "mmc: sunxi: Support vqmmc regulator and eMMC DDR modes". vqmmc
> support and DT patches were merged even though it was an RFC series, to
> my suprise.
>
> These are the remaining patches that add eMMC HS-DDR support to sunxi.
>
> Patch 1 adds timing delays for MMC_DDR52 mode.
>
> Patch 2 adds support for 8 bit eMMC DDR52 mode. Under this mode, the
> controller must run at twice the card clock, and different timing delays
> are needed.
>
> Patch 3 enables eMMC HS-DDR for sunxi-mmc.

All 3 patches look good to me:

Reviewed-by: Hans de Goede <hdegoede@redhat.com>

Regards,

Hans

Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread

Thread

[PATCH 0/3] mmc: sunxi: Support eMMC DDR modes Chen-Yu Tsai <wens@csie.org> - 2016-01-29 18:30 +0100
  [PATCH 1/3] mmc: sunxi: Support MMC_DDR52 timing modes Chen-Yu Tsai <wens@csie.org> - 2016-01-29 18:30 +0100
  [PATCH 3/3] mmc: sunxi: Enable eMMC HS-DDR (MMC_CAP_1_8V_DDR) support Chen-Yu Tsai <wens@csie.org> - 2016-01-29 18:30 +0100
  [PATCH 2/3] mmc: sunxi: Support 8 bit eMMC DDR transfer modes Chen-Yu Tsai <wens@csie.org> - 2016-01-29 18:30 +0100
  Re: [linux-sunxi] [PATCH 0/3] mmc: sunxi: Support eMMC DDR modes Hans de Goede <hdegoede@redhat.com> - 2016-01-31 10:50 +0100
  Re: [PATCH 0/3] mmc: sunxi: Support eMMC DDR modes Ulf Hansson <ulf.hansson@linaro.org> - 2016-02-02 14:20 +0100

csiph-web