Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1320916
| From | Srinivas Kandagatla <srinivas.kandagatla@linaro.org> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | [PATCH v2 2/9] arm64: dts: qcom: add correct drive strenght on cs pins |
| Date | 2016-01-28 18:50 +0100 |
| Message-ID | <qVYRI-6R2-31@gated-at.bofh.it> (permalink) |
| References | <qVYRH-6R2-7@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
2mA drive strenght is not enough to drive chipselect low on hardware
configurations with level shifters, 16mA should give good range to
allow such configurations to work.
This issue was noticed while testing spi on db410c with sensor board.
Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@linaro.org>
---
arch/arm64/boot/dts/qcom/msm8916-pins.dtsi | 14 +++++++-------
1 file changed, 7 insertions(+), 7 deletions(-)
diff --git a/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi b/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi
index 3bd917e..8d05005 100644
--- a/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi
+++ b/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi
@@ -81,8 +81,8 @@
bias-disable;
};
pinconf_cs {
- pins = "gpio2";
- drive-strength = <2>;
+ pins = "gpio16";
+ drive-strength = <16>;
bias-disable;
output-high;
};
@@ -116,7 +116,7 @@
};
pinconf_cs {
pins = "gpio6";
- drive-strength = <2>;
+ drive-strength = <16>;
bias-disable;
output-high;
};
@@ -150,7 +150,7 @@
};
pinconf_cs {
pins = "gpio10";
- drive-strength = <2>;
+ drive-strength = <16>;
bias-disable;
output-high;
};
@@ -184,7 +184,7 @@
};
pinconf_cs {
pins = "gpio14";
- drive-strength = <2>;
+ drive-strength = <16>;
bias-disable;
output-high;
};
@@ -218,7 +218,7 @@
};
pinconf_cs {
pins = "gpio18";
- drive-strength = <2>;
+ drive-strength = <16>;
bias-disable;
output-high;
};
@@ -252,7 +252,7 @@
};
pinconf_cs {
pins = "gpio22";
- drive-strength = <2>;
+ drive-strength = <16>;
bias-disable;
output-high;
};
--
1.9.1
Back to linux.kernel | Previous | Next | Find similar | Unroll thread
[PATCH v2 2/9] arm64: dts: qcom: add correct drive strenght on cs pins Srinivas Kandagatla <srinivas.kandagatla@linaro.org> - 2016-01-28 18:50 +0100
csiph-web