Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1315759

Re: [PATCH v3 1/3] mtd: spi-nor: fsl-quadspi: add big-endian support

From Brian Norris <computersforpeace@gmail.com>
Newsgroups linux.kernel
Subject Re: [PATCH v3 1/3] mtd: spi-nor: fsl-quadspi: add big-endian support
Date 2016-01-23 22:20 +0100
Message-ID <qUdLc-1BD-7@gated-at.bofh.it> (permalink)
References <qTpEK-7eF-15@gated-at.bofh.it> <qUdLc-1BD-9@gated-at.bofh.it>
Organization linux.* mail to news gateway

Show all headers | View raw


On Thu, Jan 21, 2016 at 03:53:54PM +0800, Yuan Yao wrote:
> Add R/W functions for big- or little-endian registers:
> The qSPI controller's endian is independent of the CPU core's endian.
> So far, the qSPI have two versions for big-endian and little-endian.
> 
> Signed-off-by: Yuan Yao <yao.yuan@nxp.com>
> Acked-by: Han xu <han.xu@freescale.com>
> ---

...

> @@ -954,6 +990,7 @@ static int fsl_qspi_probe(struct platform_device *pdev)
>  	if (IS_ERR(q->iobase))
>  		return PTR_ERR(q->iobase);
>  
> +	q->big_endian = of_property_read_bool(np, "big-endian");
>  	res = platform_get_resource_byname(pdev, IORESOURCE_MEM,
>  					"QuadSPI-memory");
>  	if (!devm_request_mem_region(dev, res->start, resource_size(res),

Still no documentation for this property?? You're trying my patience.
We've had the same request since November, and you haven't managed to
satisfy it.

Back to linux.kernel | Previous | Next | Find similar | Unroll thread


Thread

Re: [PATCH v3 1/3] mtd: spi-nor: fsl-quadspi: add big-endian support Brian Norris <computersforpeace@gmail.com> - 2016-01-23 22:20 +0100

csiph-web