Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1316657
| From | Thierry Reding <thierry.reding@gmail.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [Patch V2 7/9] clk: tegra: pll: Do not disable PLLE when under HW control |
| Date | 2016-01-25 13:50 +0100 |
| Message-ID | <qUOKL-3WU-43@gated-at.bofh.it> (permalink) |
| References | <qQVKO-37Q-3@gated-at.bofh.it> <qQVKP-37Q-39@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
[Multipart message — attachments visible in raw view] - view raw
On Thu, Jan 14, 2016 at 02:24:36PM -0500, Rhyland Klein wrote: > From: Mark Kuo <mkuo@nvidia.com> > > SW should not disable PLLE if PLLE is already put under HW control. > > Signed-off-by: Mark Kuo <mkuo@nvidia.com> > Signed-off-by: Rhyland Klein <rklein@nvidia.com> > --- > drivers/clk/tegra/clk-pll.c | 22 +++++++++++++++------- > 1 file changed, 15 insertions(+), 7 deletions(-) Applied, thanks. Thierry
Back to linux.kernel | Previous | Next | Find similar | Unroll thread
Re: [Patch V2 7/9] clk: tegra: pll: Do not disable PLLE when under HW control Thierry Reding <thierry.reding@gmail.com> - 2016-01-25 13:50 +0100
csiph-web