Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1295073
| From | Christoph Lameter <cl@linux.com> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH V16 00/11] x86: Intel Cache Allocation Technology Support |
| Date | 2015-12-18 18:50 +0100 |
| Message-ID | <qH7ke-ff-23@gated-at.bofh.it> (permalink) |
| References | <qGMIN-3MF-15@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
On Thu, 17 Dec 2015, Fenghua Yu wrote: > Intel Cache allocation support: > > Cache allocation patches adds a cgroup subsystem to support the new > Cache Allocation feature found in future Intel Xeon Intel processors. > Cache Allocation is a sub-feature with in Resource Director > Technology(RDT) feature. Current patches support only L3 cache > allocation. > > Cache Allocation provides a way for the Software (OS/VMM) to restrict > cache allocation to a defined 'subset' of cache which may be overlapping > with other 'subsets'. This feature is used when a thread is allocating > a cache line ie when pulling new data into the cache. > > Threads are associated with a CLOS(Class of service). OS specifies the > CLOS of a thread by writing the IA32_PQR_ASSOC MSR during context > switch. The cache capacity associated with CLOS 'n' is specified by > writing to the IA32_L3_MASK_n MSR. Could you also support another low level interface where a task (or process) can set the CLOS id itself if it has CAP_SYS_NICE. Plus some way for the supervisor to directly control the IA32_L3_MASK_n MSR? Is there a way to see these values for debugging purposes? We tightly control processes and bind them to processors. cpusets are often a too high level instrument at that level. -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH V16 00/11] x86: Intel Cache Allocation Technology Support "Fenghua Yu" <fenghua.yu@intel.com> - 2015-12-17 21:10 +0100
[PATCH V16 01/11] x86/intel_cqm: Modify hot cpu notification handling "Fenghua Yu" <fenghua.yu@intel.com> - 2015-12-17 21:10 +0100
[tip:x86/cache] x86/intel_cqm: Modify hot cpu notification handling tip-bot for Fenghua Yu <tipbot@zytor.com> - 2015-12-18 22:40 +0100
[PATCH V16 03/11] x86/intel_rdt: Cache Allocation documentation "Fenghua Yu" <fenghua.yu@intel.com> - 2015-12-17 21:10 +0100
[tip:x86/cache] x86/intel_rdt: Cache Allocation documentation tip-bot for Fenghua Yu <tipbot@zytor.com> - 2015-12-18 22:40 +0100
[PATCH V16 07/11] x86/intel_rdt: Implement scheduling support for Intel RDT "Fenghua Yu" <fenghua.yu@intel.com> - 2015-12-17 21:10 +0100
[tip:x86/cache] x86/intel_rdt: Implement scheduling support for Intel RDT tip-bot for Fenghua Yu <tipbot@zytor.com> - 2015-12-18 22:40 +0100
[PATCH V16 04/11] x86/intel_rdt: Add support for Cache Allocation detection "Fenghua Yu" <fenghua.yu@intel.com> - 2015-12-17 21:10 +0100
[tip:x86/cache] x86/intel_rdt: Add support for Cache Allocation detection tip-bot for Fenghua Yu <tipbot@zytor.com> - 2015-12-18 22:40 +0100
[PATCH V16 09/11] x86/intel_rdt: Intel haswell Cache Allocation enumeration "Fenghua Yu" <fenghua.yu@intel.com> - 2015-12-17 21:10 +0100
[tip:x86/cache] x86/intel_rdt: Intel haswell Cache Allocation enumeration tip-bot for Fenghua Yu <tipbot@zytor.com> - 2015-12-18 22:40 +0100
[PATCH V16 08/11] x86/intel_rdt: Hot cpu support for Cache Allocation "Fenghua Yu" <fenghua.yu@intel.com> - 2015-12-17 21:10 +0100
[tip:x86/cache] x86/intel_rdt: Hot cpu support for Cache Allocation tip-bot for Fenghua Yu <tipbot@zytor.com> - 2015-12-18 22:40 +0100
[PATCH V16 06/11] x86/intel_rdt: Add L3 cache capacity bitmask management "Fenghua Yu" <fenghua.yu@intel.com> - 2015-12-17 21:10 +0100
[tip:x86/cache] x86/intel_rdt: Add L3 cache capacity bitmask management tip-bot for Fenghua Yu <tipbot@zytor.com> - 2015-12-18 22:40 +0100
[PATCH V16 11/11] x86,cgroup/intel_rdt : Add a cgroup interface to manage Intel cache allocation "Fenghua Yu" <fenghua.yu@intel.com> - 2015-12-17 21:10 +0100
[tip:x86/cache] x86,cgroup/intel_rdt : Add a cgroup interface to manage Intel cache allocation tip-bot for Fenghua Yu <tipbot@zytor.com> - 2015-12-18 22:40 +0100
Re: [PATCH V16 11/11] x86,cgroup/intel_rdt : Add a cgroup interface to manage Intel cache allocation Thomas Gleixner <tglx@linutronix.de> - 2015-12-19 11:50 +0100
Re: [PATCH V16 11/11] x86,cgroup/intel_rdt : Add a cgroup interface to manage Intel cache allocation Marcelo Tosatti <mtosatti@redhat.com> - 2015-12-21 13:00 +0100
Re: [PATCH V16 11/11] x86,cgroup/intel_rdt : Add a cgroup interface to manage Intel cache allocation Thomas Gleixner <tglx@linutronix.de> - 2015-12-21 14:50 +0100
Re: [PATCH V16 11/11] x86,cgroup/intel_rdt : Add a cgroup interface to manage Intel cache allocation Luiz Capitulino <lcapitulino@redhat.com> - 2015-12-21 16:50 +0100
Re: [PATCH V16 11/11] x86,cgroup/intel_rdt : Add a cgroup interface to manage Intel cache allocation Marcelo Tosatti <mtosatti@redhat.com> - 2015-12-22 00:10 +0100
Re: [PATCH V16 00/11] x86: Intel Cache Allocation Technology Support Christoph Lameter <cl@linux.com> - 2015-12-18 18:50 +0100
Re: [PATCH V16 00/11] x86: Intel Cache Allocation Technology Support Marcelo Tosatti <mtosatti@redhat.com> - 2015-12-21 13:00 +0100
Re: [PATCH V16 00/11] x86: Intel Cache Allocation Technology Support Christoph Lameter <cl@linux.com> - 2015-12-21 14:00 +0100
Re: [PATCH V16 00/11] x86: Intel Cache Allocation Technology Support Luiz Capitulino <lcapitulino@redhat.com> - 2015-12-21 17:00 +0100
Re: [PATCH V16 00/11] x86: Intel Cache Allocation Technology Support Tejun Heo <tj@kernel.org> - 2015-12-23 17:00 +0100
csiph-web