Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1287843
| From | Mark Brown <broonie@kernel.org> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH] spi-fsl-dspi: Fix CTAR Register access |
| Date | 2015-12-09 21:50 +0100 |
| Message-ID | <qDTQu-4PM-37@gated-at.bofh.it> (permalink) |
| References | <qDGTf-4SH-3@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
[Multipart message — attachments visible in raw view] - view raw
On Wed, Dec 09, 2015 at 11:51:39AM +0530, Bhuvanchandra DV wrote: > DSPI instances in Vybrid have a different amount of chip selects > and CTARs (Clock and transfer Attributes Register). In case of > DSPI1 we only have 2 CTAR registers and 4 CS. In present driver This doesn't apply against, current code - please check and resend.
Back to linux.kernel | Previous | Next — Previous in thread | Next in thread | Find similar | Unroll thread
[PATCH] spi-fsl-dspi: Fix CTAR Register access Bhuvanchandra DV <bhuvanchandra.dv@toradex.com> - 2015-12-09 08:00 +0100
Re: [PATCH] spi-fsl-dspi: Fix CTAR Register access Mark Brown <broonie@kernel.org> - 2015-12-09 21:50 +0100
Re: [PATCH] spi-fsl-dspi: Fix CTAR Register access Bhuvanchandra DV <bhuvanchandra.dv@toradex.com> - 2015-12-10 05:50 +0100
csiph-web