Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > linux.kernel > #1160219

Re: [Patch v4 0/8] Consolidate ACPI PCI root common code into ACPI core

Path csiph.com!aioe.org!bofh.it!news.nic.it!robomod
From Hanjun Guo <hanjun.guo@linaro.org>
Newsgroups linux.kernel
Subject Re: [Patch v4 0/8] Consolidate ACPI PCI root common code into ACPI core
Date Mon, 08 Jun 2015 06:10:01 +0200
Message-ID <pyWxP-3RQ-5@gated-at.bofh.it> (permalink)
References <pwNIl-X9-3@gated-at.bofh.it> <pxnsu-3z2-5@gated-at.bofh.it> <pxsBQ-2wB-3@gated-at.bofh.it> <pxwYO-JB-15@gated-at.bofh.it> <pxx8t-14y-11@gated-at.bofh.it> <pxFIL-5pI-25@gated-at.bofh.it> <pxGls-6pd-9@gated-at.bofh.it>
X-Original-To Jiang Liu <jiang.liu@linux.intel.com>, Mark Salter <msalter@redhat.com>
X-Google-Dkim-Signature v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:message-id:date:from:user-agent:mime-version:to :cc:subject:references:in-reply-to:content-type :content-transfer-encoding; bh=le4j/zySM/yzRhk1UrUbIt3dlkG7FBGtR+fLKbmhd1Y=; b=fGhdeiSxuQIgk71DqSu6KWInepHIyOHz7BX2Jz2HJURe3PLICmOb97ei+dm+Spcot2 ghKO+NddMcN3cH/7qrTxeDG3p92Y1rC9jg4YgELDWYm0xgNzWbcE0sNtDfGdv/aK//Rf wdZr6A0nVIeMd1iPcCG/0p1iU1OiQ6P1rbNMyjIX8tC1zse2XhTbnzgQPrgy3NcgSgZL g/DgYcMiJOaa3a61f+ZF3YNEKEyXjnSzBCN8QnKAhgn1efKYaKzOSckynLx/6SgRmTs8 BZUwH1Sw5EqLDBAlU3zmRSHoQGFm1Pn23m5KKM9+qtnzR/h/ohVoTkoVX2ii7h/8V5bS a5HA==
X-Gm-Message-State ALoCoQmBaF5p+4hnywYxkMYuD8mVqt2GMrj4RNf950BA8cPtC3Z7N8I6+xKruP3Z0Am8zBZdlwmv
X-Received by 10.70.61.68 with SMTP id n4mr26266744pdr.78.1433735997929; Sun, 07 Jun 2015 20:59:57 -0700 (PDT)
User-Agent Mozilla/5.0 (X11; Linux x86_64; rv:31.0) Gecko/20100101 Thunderbird/31.3.0
MIME-Version 1.0
Content-Type text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding 8bit
Sender robomod@news.nic.it
List-ID <linux-kernel.vger.kernel.org>
X-Mailing-List linux-kernel@vger.kernel.org
Approved robomod@news.nic.it
Lines 94
Organization linux.* mail to news gateway
X-Original-Cc Al Stone <ahs3@redhat.com>, "Rafael J . Wysocki" <rjw@rjwysocki.net>, Bjorn Helgaas <bhelgaas@google.com>, Marc Zyngier <marc.zyngier@arm.com>, Liviu Dudau <Liviu.Dudau@arm.com>, Yijing Wang <wangyijing@huawei.com>, Lv Zheng <lv.zheng@intel.com>, "lenb @ kernel . org" <lenb@kernel.org>, LKML <linux-kernel@vger.kernel.org>, linux-pci@vger.kernel.org, linux-acpi@vger.kernel.org, "x86 @ kernel . org" <x86@kernel.org>, linux-arm-kernel@lists.infradead.org
X-Original-Date Mon, 08 Jun 2015 11:59:46 +0800
X-Original-Message-ID <55751332.50409@linaro.org>
X-Original-References <1433225576-8215-1-git-send-email-jiang.liu@linux.intel.com> <556F6332.2040501@redhat.com> <556FAFEF.6040802@linux.intel.com> <556FF0AD.6000901@linaro.org> <556FF32B.9010900@linux.intel.com> <1433433105.24429.30.camel@deneb.redhat.com> <55707CF2.9070604@linux.intel.com>
X-Original-Sender linux-kernel-owner@vger.kernel.org
Xref aioe.org linux.kernel:1160219

Show key headers only | View raw


On 2015年06月05日 00:29, Jiang Liu wrote:
> On 2015/6/4 23:51, Mark Salter wrote:
>> On Thu, 2015-06-04 at 14:41 +0800, Jiang Liu wrote:
>>> On 2015/6/4 14:31, Hanjun Guo wrote:
>>>> Hi Jiang,
>>>>
>>>> On 2015年06月04日 09:54, Jiang Liu wrote:
>>>>> On 2015/6/4 4:27, Al Stone wrote:
>>>>>> On 06/02/2015 12:12 AM, Jiang Liu wrote:
>>>>>>> This patch set consolidates common code to support ACPI PCI root on x86
>>>>>>> and IA64 platforms into ACPI core, to reproduce duplicated code and
>>>>>>> simplify maintenance. And a patch set based on this to support ACPI
>>>>>>> based
>>>>>>> PCIe host bridge on ARM64 has been posted at:
>>>>>>
>>>>>> Link is missing (or it's a typo of some flavor).
>>>>> HI Al,
>>>>>      Sorry, I missed the link. It has been posted at:
>>>>> https://lkml.org/lkml/2015/5/26/207
>>>>
>>>> I failed to get io resources for PCI hostbridge  when I was testing PCI
>>>> on ARM64 QEMU, I debugged this for quite a while, and finally found out
>>>> that ACPI resource parsing for IO is not suitable for ARM64, because io
>>>> space for x86 is 64K, but 16M for ARM64.
>>>>
>>>> This issue is only found when the firmware representing the io resource
>>>> using the type ACPI_RESOURCE_TYPE_ADDRESS32, so the io address will
>>>> greater than 64k.
>>>>
>>>> In drivers/acpi/resource.c:
>>>>
>>>> static void acpi_dev_ioresource_flags(struct resource *res, u64 len,
>>>>                                        u8 io_decode, u8 translation_type)
>>>> {
>>>>          res->flags = IORESOURCE_IO;
>>>>
>>>> [...]
>>>>
>>>>          if (res->end >= 0x10003)
>>>>                  res->flags |= IORESOURCE_DISABLED | IORESOURCE_UNSET;
>>>>
>>>> [...]
>>>> }
>>>>
>>>> so the code will filter out res->end >= 0x10003, and in my case, it will
>>>> more than 64K, so we can't get the IO resources.
>>>>
>>>> I got a question, why we use if (res->end >= 0x10003) here?
>>>> I mean 64k will be 0x10000, and in that case, we should use
>>>> if (res->end >= 0x10000) here, not 0x10003, any history behind that?
>>>
>>> Hi Hanjun,
>>> This is a special tricky for x86. You may read a dword(four bytes) from
>>> IO port 0xffff, so the effective io port space is 0x10003 bytes.
>>>
>>
>> Is there something in ACPI spec which would limit PCI IO space to 64K?
>> PCI itself allows 32-bit IO addresses and at least some arm64 platforms
>> use PCI bus addresses above 64K for IO transactions. From a PCI view,
>> the (res->end >= 0x10003) check doesn't make sense. Am I missing
>> something?
> HI Mark,
> 	Something interesting here. According to my understanding,
> the actually limitations are
> 1) the maximum size for each IO port space is 64k,
> 2) each PCI segment may only have one IO port space assigned at most.
>
> Other than those, it's flexible for system designer to:
> 1) have multiple IO port spaces, each is 64K at most.
> 2) CPU may use MMIO transactions to access PCI IO space, and PCI host
>     bridge will do the translation from CPU side MMIO address to PCI side
>     IO port address.
>
> For example, we may have following configuration on IA64 platforms:
> 1) CPU side physical address [0x100000000-0x100010000] maps to IO space
>     [0x00000-0x10000] on PCI segment 0
> 2) CPU side physical address [0x100010000-0x100020000] maps to IO space
>     [0x00000-0x10000] on PCI segment 1
> And ACPI resource descriptor provides 'translation_offset' to support
> such an usage case. Hope this helps:)

Hi Jiang,

It seems the translation_offset for IA64 is assuming to zero in this
patch set, which have regressions if we use DworldIO() with offset
to report io port resources, am I missing something?

Thanks
Hanjun
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Back to linux.kernel | Previous | Next — Previous in thread | Find similar | Unroll thread


Thread

Re: [Patch v4 0/8] Consolidate ACPI PCI root common code into ACPI  core Jiang Liu <jiang.liu@linux.intel.com> - 2015-06-04 04:00 +0200
  Re: [Patch v4 0/8] Consolidate ACPI PCI root common code into ACPI  core Hanjun Guo <hanjun.guo@linaro.org> - 2015-06-04 08:40 +0200
    Re: [Patch v4 0/8] Consolidate ACPI PCI root common code into ACPI  core Jiang Liu <jiang.liu@linux.intel.com> - 2015-06-04 08:50 +0200
      Re: [Patch v4 0/8] Consolidate ACPI PCI root common code into ACPI  core Hanjun Guo <hanjun.guo@linaro.org> - 2015-06-04 09:10 +0200
      Re: [Patch v4 0/8] Consolidate ACPI PCI root common code into ACPI  core Hanjun Guo <hanjun.guo@linaro.org> - 2015-06-08 06:10 +0200

csiph-web