Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > linux.kernel > #1210829
| From | Olof Johansson <olof@lixom.net> |
|---|---|
| Newsgroups | linux.kernel |
| Subject | Re: [PATCH v2] ARM: dts: UniPhier: fix PPI interrupt CPU mask of timer nodes |
| Date | 2015-08-21 04:10 +0200 |
| Message-ID | <pZJWh-6wA-3@gated-at.bofh.it> (permalink) |
| References | <pZ4zM-5l9-17@gated-at.bofh.it> |
| Organization | linux.* mail to news gateway |
On Wed, Aug 19, 2015 at 02:49:26PM +0900, Masahiro Yamada wrote: > This SoC is integrated with 4 Cortex-A9 cores. The GIC bindings > document says that the bits[15:8] of the 3rd cell of the interrupts > property represents PPI interrupt CPU mask. Because the timer > interrupts are wired to all of the 4 cores, bits[15:8] should be set > to 0xf. > > Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> > --- > > Changes in v2: > - Fix git-description Thanks, applied. -Olof -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Back to linux.kernel | Previous | Next | Find similar | Unroll thread
Re: [PATCH v2] ARM: dts: UniPhier: fix PPI interrupt CPU mask of timer nodes Olof Johansson <olof@lixom.net> - 2015-08-21 04:10 +0200
csiph-web