Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]


Groups > comp.programming.threads > #4972 > unrolled thread

About Multi-channel memory architecture and my Parallel Sort Library..

Started byHorizon68 <horizon@horizon.com>
First post2019-03-28 11:02 -0700
Last post2019-03-28 11:02 -0700
Articles 1 — 1 participant

Back to article view | Back to comp.programming.threads


Contents

  About Multi-channel memory architecture and my Parallel Sort Library.. Horizon68 <horizon@horizon.com> - 2019-03-28 11:02 -0700

#4972 — About Multi-channel memory architecture and my Parallel Sort Library..

FromHorizon68 <horizon@horizon.com>
Date2019-03-28 11:02 -0700
SubjectAbout Multi-channel memory architecture and my Parallel Sort Library..
Message-ID<q7j27p$438$5@dont-email.me>
Hello..


About Multi-channel memory architecture and my Parallel Sort Library..

On actual Intel and AMD processors data is moved from and to main memory 
only in 64 bytes chunks, so in a 8 channels of a Multi-channel memory 
architecture in a ganged mode, i think that the memory speed of
my Parallel Sort library in the mergesort mode will go to 8X speed,
and the scalability of my Parallel Sort Library in the mergesort mode 
will go to around 12X. So i will advice you to use the ganged mode of 
the Multi-channel memory architecture because it works great.

My Parallel Sort Library was updated to version 3.64

I have enhanced it more, and i think it is stable and fast
and it scales more.

You can download it from:

https://sites.google.com/site/scalable68/parallel-sort-library


Thank you,
Amine Moulay Ramdane.

[toc] | [standalone]


Back to top | Article view | comp.programming.threads


csiph-web