Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]

Groups > comp.arch > #1781

Re: Good intro to delay-insensitive logic?

Show all headers | View raw

Kai Harrekilde-Petersen <khp@harrekilde.dk> writes:

> torbenm@diku.dk (Torben Ægidius Mogensen) writes:
>
>> Can anyone point me to a good introduction to delay-insentive logic?  I
>> found little useful by using Google, as all papers I found assumed prior
>> knowledge of the basics or introduced the concept very sketchily.
>>
>> I'm not interested in quasi-delay-insentitive logic, I want to know
>> about strict delay-insensitive logic.  I also prefer dual-rail logic
>> over ternary logic.  I would also like something that is freely
>> available.
>
> Have you googled Jørgen Staunstrup ? He did quite a bit of research and
> paprs on delay insensitive circuits (called synchronized transitions,
> IIRC) when he was at DTU (DTH at the time). His system was
> dual-rail. Christian Binau Nielsen did a PhD on this 1994 with
> Staunstrup as supervisor.

Thanks.  I will look for this.

	Torben

Back to comp.arch | Previous | Next — Previous in thread | Find similar | Unroll thread

Thread

Good intro to delay-insensitive logic? torbenm@diku.dk (Torben Ægidius Mogensen) - 2011-05-17 14:22 +0200
  Re: Good intro to delay-insensitive logic? Kai Harrekilde-Petersen <khp@harrekilde.dk> - 2011-05-20 23:50 +0200
    Re: Good intro to delay-insensitive logic? torbenm@diku.dk (Torben Ægidius Mogensen) - 2011-05-23 10:32 +0200

csiph-web