Groups | Search | Server Info | Keyboard shortcuts | Login | Register [http] [https] [nntp] [nntps]
Groups > comp.compilers > #719
| From | "comp.compilers" <compilers@iecc.com> |
|---|---|
| Newsgroups | comp.compilers |
| Subject | Compiler positions available for week ending August 5 |
| Date | 2012-08-05 10:14 +0000 |
| Organization | Compilers Central |
| Message-ID | <12-08-002@comp.compilers> (permalink) |
This is a digest of ``help wanted'' and ``position available'' messages received at comp.compilers during the preceding week. Messages must advertise a position having something to do with compilers and must also conform to the guidelines periodically posted in misc.jobs.offered. Positions that remain open may be re-advertised once a month. To respond to a job offer, send mail to the author of the message. To submit a message, mail it to compilers@iecc.com. ------------------------------- From: Shane Ryoo <Shane.Ryoo@synopsys.com> Subject: Positions available at Synopsys (Mountain View CA) Date: Fri, 3 Aug 2012 01:54:46 +0000 The group is internationally distributed; preference will be given to those able to work at the primary team site in Mountain View, California, but remote work may be possible for highly qualified candidates. Remote workers will be expected to travel to Mountain View on a regular basis. Synopsys has several positions available on its next-generation Verilog compiler team. The team has developed technologies that take a new approach to hardware simulation, resulting in performance several times better than the current leading simulator. Anyone who's worked in IC design can tell you that an enormous amount of time and processing power is burned on HW simulation/verification, so the team's products are game-changers. We're currently looking for new team members with compiler backgrounds to further improve performance and extend functionality. Position description is below. The openings are for senior and staff-level R&D engineers to design, develop, and debug software tools for semiconductor chip validation. The candidate will work on simulation compilers, schedulers, verification systems, and new algorithms for optimization. The position requires work on extremely complex problems on large customer designs where analysis of situations or data requires evaluation of intangible variance factors. Special emphasis is placed on developing innovative scalable solutions that can handle the largest state-of-the-art customer designs. The candidate exercises independent judgment in developing methods, techniques, and evaluation criterion for obtaining results. The project group with this job opening is a highly focused and dynamic team that uses Agile software development practices and emphasizes on high quality of code enforced through coding guidelines and peer-reviews. Requirements: Experience in development of complex software projects and familiarity with C/C++ programming. Strong background in data structures and algorithms. Good analytical and problem solving skills. The candidate must have BS in EE/CS with 7+ years of relevant experience, MS in EE/CS with 5+ years of relevant experience, or PhD in related areas. Experience in EDA tool development (simulation or synthesis) or compiler development and optimization is a plus. If interested, please contact Shane Ryoo at sryoo@synopsys.com.
Back to comp.compilers | Previous | Next | Find similar
Compiler positions available for week ending August 5 "comp.compilers" <compilers@iecc.com> - 2012-08-05 10:14 +0000
csiph-web