Groups | Search | Server Info | Login | Register

Groups > comp.arch.fpga > #38633

configuring an Efinix T20

Cross-posted to 3 groups.

Show all headers | View raw

I'm planning to use a Raspberry Pi RP2040 processor chip to configure
and then talk to an Efinix T20-FG256 FPGA.

Has anyone done this, or at least configured a T20 from a
microprocessor? 

The RP2040 only has 30 GPIO pins, and many are dedicated to other
stuff, so we want to share a lot of things on one giant SPI bus,
including the FPGA config and then an SPI port on the FPGA to read and
write registers.

It looks like four of the T20 config pins need pullups. I wonder why
their guidelines show four separate resistors. Why not one resistor?
Why have resistors at all?

SS_N needs a pulldown. Why not ground it?

https://www.dropbox.com/scl/fi/x0gvvwqg42vhryu6610ve/Efinix_Config_1.jpg?rlkey=udy24brtumvdzfd2sp4l6yhwf&raw=1


It's always a moment to celebrate when a "config done" LED lights up.

I could easily get this wrong, so it would be great if I posted some
schematics and notes and someone could eyeball them for me.

Back to comp.arch.fpga | Previous | Next — Next in thread | Find similar

Thread

configuring an Efinix T20 john larkin <jl@650pot.com> - 2024-09-06 15:50 -0700
  Re: configuring an Efinix T20 John R Walliker <jrwalliker@gmail.com> - 2024-09-07 15:19 +0100
    Re: configuring an Efinix T20 john larkin <jlarkin_highland_tech> - 2024-09-07 08:58 -0700
      Re: configuring an Efinix T20 John R Walliker <jrwalliker@gmail.com> - 2024-09-07 19:29 +0100
        Re: configuring an Efinix T20 john larkin <jl@650pot.com> - 2024-09-09 12:20 -0700
          Re: configuring an Efinix T20 piglet <erichpwagner@hotmail.com> - 2024-09-09 20:02 +0000
            Re: configuring an Efinix T20 john larkin <jl@650pot.com> - 2024-09-09 14:17 -0700
  Re: configuring an Efinix T20 Lasse Langwadt <llc@fonz.dk> - 2024-09-12 00:44 +0200

csiph-web