Path: csiph.com!v102.xanadu-bbs.net!xanadu-bbs.net!feeder.erje.net!eu.feeder.erje.net!xlned.com!feeder1.xlned.com!newsfeed.xs4all.nl!newsfeed3a.news.xs4all.nl!xs4all!news.stack.nl!aioe.org!.POSTED!not-for-mail
From: "Rod Pemberton" <dont_use_email@xnothavet.cqm>
Newsgroups: comp.lang.forth
Subject: Re: @ and optimization
Date: Mon, 28 Apr 2014 01:05:15 -0400
Organization: Aioe.org NNTP Server
Lines: 34
Message-ID: <op.xe0ge1gx6zenlw@localhost>
References: <yJydnchgnJeyqNnOnZ2dnUVZ8smdnZ2d@supernews.com> <27ilk9dvau3o08tmi9ccedohs8j8oujac2@4ax.com> <lif0fc$rk$1@online.de> <2014Apr23.150747@mips.complang.tuwien.ac.at> <op.xesoc1jp6zenlw@localhost> <2014Apr24.191024@mips.complang.tuwien.ac.at> <alpine.BSF.2.00.1404241512470.58038@yoko.controlq.com> <2014Apr25.104047@mips.complang.tuwien.ac.at> <a6SdnYK-E8vp3sfOnZ2dnUVZ_vednZ2d@supernews.com> <2014Apr25.172651@mips.complang.tuwien.ac.at> <EMWdnX9FbqCCF8fOnZ2dnUVZ_sidnZ2d@supernews.com> <2014Apr25.192230@mips.complang.tuwien.ac.at> <op.xexcmiim6zenlw@localhost> <ljh9rb$1j8$1@dont-email.me> <op.xex86wef6zenlw@localhost> <ljinja$g3g$1@dont-email.me>
NNTP-Posting-Host: CNsg4fVcCsvs3UaOgZtQCw.user.speranza.aioe.org
Mime-Version: 1.0
Content-Type: text/plain; charset=iso-8859-1; format=flowed; delsp=yes
Content-Transfer-Encoding: 7bit
X-Complaints-To: abuse@aioe.org
User-Agent: Opera Mail/12.16 (Linux)
X-Notice: Filtered by postfilter v. 0.8.2
Xref: csiph.com comp.lang.forth:29925

On Sun, 27 Apr 2014 06:53:30 -0400, Alex McDonald <blog@rivadpm.com> wrote:
> on 27/04/2014 01:34:01, "Rod Pemberton" wrote:
>> On Sat, 26 Apr 2014 17:52:43 -0400, Alex McDonald <blog@rivadpm.com  
>> wrote:
>>> on 26/04/2014 13:50:35, "Rod Pemberton" wrote:

>>>> Coherency means what is in the cache matches what is in memory.
>>>
>>> Coherency says nothing about what value is in memory. Coherency ensures
>>> that the value of an item retrieved from non-disjoint locations by a
>>> coupled processor is the most up-to-date value.
>>>
>>
>> http://en.wikipedia.org/wiki/Cache_coherency
>>
>
> (On the presumption that you believe the wiki supports your incorrect
> assertion.)

The wiki stated what I stated.

It would be a contradiction for only one to be correct.

> If you're interested then any decent set of articles on MESI MOESI or
> MESIF protocols will help. You could also read up about memory snooping
> and write back cahces. There you would find how processor caches work,
> and how your description of their operation is wrong.

I know how processor caches work from the software level all the
way down to the integrated circuit level, although perhaps not every
design, or more recent ones.


Rod Pemberton