Groups | Search | Server Info | Login | Register

Groups > comp.sys.acorn.misc > #21640

Re: WROCC Meeting - RISC OS Open Ltd - 4th Jun

Show all headers | View raw

An einem Fri, 30 May 2025 07:15:02 +0000 schrieb der Meister WROCC:

> WAKEFIELD RISC OS COMPUTER CLUB
> 
> RISC OS Open Ltd ----------------
> 
> Meeting on Wednesday 4th June at 7.45pm
> 
> Steve Revill will be explaining how RISC OS is facing an existential
> challenge. Much of RISC OS is written in carefully crafted 32-bit
> assembly language. With platforms like the Raspberry Pi 5 moving to
> 64-bit-only processor modes, and ARM gradually removing support for
> 32-bit from its designs, RISC OS is at risk of being left behind unless
> we act decisively. Through its 64-bit Moonshot, ROOL is aiming to help
> search for funding and coordinate technical developments to address this
> challenge, and guide RISC OS into a 64-bit future. ...

> Videos of previous meetings can be found in our links to past meetings
> at https://www.wrocc.org.uk/meetings ...
> 
> For further information, please email info2025@wrocc.org.uk or visit the
> Club's website at https://www.wrocc.org.uk/


The Wednesday has passed and the meeting is over. Eventually there will be 
a video (for the centuries to come) to have a look into what has been 
discussed. But there is one thing I have to write down:

The transition from 32 Bit to 64 Bit ARM Code is (will be) a big and hard 
work if one or two programmers shall do this. But as the times go on there 
will be more and more technical solution to simple translations from one 
type of code to another. AI comes to mind - and this is progressing fast. 
So, probably it could be an interessting idea to find a way that allows a 
code translation made by a machine - full or semi automatic. If one tries 
to train an AI Tool with the aim of ARM32 => ARM64 translation 
capabilities this thing (probably) could reduce the amount of work 
substantially.

There is one fact that allows this: RAM / ROM is not a hindering factor 
anymore and there is no limitation to keep the ROM Modules under 4MB.

Second: if it runs, it will be speedier than ever before, since the new 
core are a way faster.

Third: if the output is an human readable ARM64 code, it will be much 
easier to change something and optimize it afterwards - on the running 
system.

And: in the long term, there will be (!) such tools. (I think so.) That 
means in some years it is possible to translate some ARM32(64) modules 
into C or another higher language code. That allows than a much better 
way to control and partly rewrite it.


Fun-Fact: Elon Musk has been cited, thinking about the AI supported 
codetranslation form Cobol to Java for code from the 1950s that runs the 
worldwide finance system. It should be an much easier task to train such 
a system for an ARM32 to ARM64 translation.


SBn

Back to comp.sys.acorn.misc | Previous | Next — Next in thread | Find similar

Thread

Re: WROCC Meeting - RISC OS Open Ltd - 4th Jun Sebastian Barthel <naitsabes@freenet.de> - 2025-06-06 11:30 +0000
  Re: WROCC Meeting - RISC OS Open Ltd - 4th Jun druck <news@druck.org.uk> - 2025-06-06 21:40 +0100

csiph-web