Path: csiph.com!x330-a1.tempe.blueboxinc.net!newsfeed.hal-mli.net!feeder1.hal-mli.net!feeder.news-service.com!newsfeed.xs4all.nl!newsfeed6.news.xs4all.nl!xs4all!post.news.xs4all.nl!not-for-mail
Date: Sun, 03 Apr 2011 17:44:18 +0200
From: Werner Thie <werner@thieprojects.ch>
Organization: Thie & Co Projects
User-Agent: Mozilla/5.0 (Macintosh; U; Intel Mac OS X 10.6; en-US; rv:1.9.2.15) Gecko/20110303 Lightning/1.0b2 Thunderbird/3.1.9
MIME-Version: 1.0
To: python-list@python.org
Subject: Re: Python CPU
References: <01bd055b-631d-45f0-90a7-229da4a9a362@t19g2000prd.googlegroups.com>	<8vps7tF9vuU1@mid.individual.net> <BANLkTin_Zme7atW7eg-kT6CNsoPJ5MzWyg@mail.gmail.com>
In-Reply-To: <BANLkTin_Zme7atW7eg-kT6CNsoPJ5MzWyg@mail.gmail.com>
Content-Type: text/plain; charset=ISO-8859-1; format=flowed
Content-Transfer-Encoding: 7bit
Precedence: list
Reply-To: werner@thieprojects.ch
Newsgroups: comp.lang.python
Message-ID: <mailman.170.1301845860.2990.python-list@python.org>
Lines: 54
NNTP-Posting-Host: 82.94.164.166
Xref: x330-a1.tempe.blueboxinc.net comp.lang.python:2530

You probably heard of the infamous FORTH chips like the Harris RTX2000, 
or ShhBoom, which implemented a stack oriented very low power design 
before there were FPGAs in silicon. To my knowledge the RTX2000 is still 
used for space hardened application and if I search long enough I might 
fine the one I had sitting in my cellar.

The chip was at that time so insanely fast that it could produce video 
signals with FORTH programs driving the IO pins. Chuck Moore, father of 
FORTH developed the chip on silicon in FORTH itself.

Due to the fact, that the instruction sets of a FORTH machine, being a 
very general stack based von Neumann system, I believe that starting 
with an RTX2000 (which should be available in VHDL) one could quite fast 
be at  a point where things make sense, meaning not going for the 
'fastest' ever CPU but for the advantage of having a decent CPU 
programmable in Python sitting on a chip with a lot of hardware available.

Another thing worth to mention in this context is for sure the work 
available on http://www.myhdl.org/doku.php.

Werner

On 4/3/11 3:46 AM, Dan Stromberg wrote:
>
> On Sat, Apr 2, 2011 at 5:10 PM, Gregory Ewing
> <greg.ewing@canterbury.ac.nz <mailto:greg.ewing@canterbury.ac.nz>> wrote:
>
>     Brad wrote:
>
>         I've heard of Java CPUs. Has anyone implemented a Python CPU in VHDL
>         or Verilog?
>
>
>     Not that I know of.
>
>     I've had thoughts about designing one, just for the exercise.
>
>     It's doubtful whether such a thing would ever be of practical
>     use. Without as much money as Intel has to throw at CPU
>     development, it's likely that a Python chip would always be
>     slower and more expensive than an off-the-shelf CPU running
>     a tightly-coded interpreter.
>
>     It could be fun to speculate on what a Python CPU might
>     look like, though.
>
>
> One with the time and inclination could probably do a Python VM in an
> FPGA, no?
>
> Though last I heard, FPGA's weren't expected to increase in performance
> as fast as general-purpose CPU's.
>